

FIG. 1




FIG. 2

	T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	T _{LTH}	T _{STALL}	T _{HTL}	T _M	T _{M+1}	T _{M+2}	T _{M+3}	T _{M+4}	T _{M+5}
INSTRUCTION N	IF	ID	EX	MEM	WR										
INSTRUCTION N + 1		IF	ID	EX	MEM	WR									
INSTRUCTION N + 2			IF	ID	EX	MISS	MAIN MEMORY READ		WR						
INSTRUCTION N + 3				IF	ID	EX	STALL		MEM		WR				
INSTRUCTION N + 4					IF	ID	STALL		EX		MEM	WR			
INSTRUCTION N + 5						IF	STALL		ID		EX	MEM	WR		
INSTRUCTION N + 6							STALL		IF		ID	EX	MEM	WR	
INSTRUCTION N + 7											IF	ID	EX	MEM	WR



FIG. 3

FIG. 4

